

# Meltdown & Spectre


Side-channels considered h**ARM**ful

Qualcomm Mobile Security Summit 2018

17 May, 2018 - San Diego, CA

Moritz Lipp (@mlqxyz)

Michael Schwarz (@misc0110)



Qualcomm Mobile  
Security Summit  
2017

## With great speed comes great leakage

How processor performance is tied to side-channel leakage

Moritz Lipp & Daniel Gruss, Graz University of Technology

May 18, 2017 — Qualcomm Mobile Security Summit



- Safe software infrastructure does not mean safe execution
- Information leaks because of the **underlying hardware**
- Side-channel attacks exploit **unintentional information leakage by side-effects**
  - Power consumption
  - Execution time
  - CPU cache
  - ...
- **Performance optimizations** often **induce side-channel leakage**

## *Last year*

- Leaking keystroke timings via the cache
- Leaking AES keys from the cache
- Covertly sending data through the cache
- Rowhammer: flipping bits in DRAM

## *Last year*

- Leaking keystroke timings via the cache
- Leaking AES keys from the cache
- Covertly sending data through the cache
- Rowhammer: flipping bits in DRAM

## **This year**

- **More leakage!**
- Build upon the **tools of last year**
- Leaking **arbitrary** memory content
- Leaking **privileged** register content



## Moritz Lipp

PhD student @ Graz University of Technology

🐦 @mlqxyz

✉ mail@mlq.me



## Michael Schwarz

PhD student @ Graz University of Technology

🐦 @misc0110

✉ michael.schwarz91@gmail.com

**Let's Read Kernel Memory from  
User Space!**

---





- Find something human readable, e.g., the Linux version

```
# sudo grep linux_banner /proc/kallsyms  
fffffffff81a000e0 R linux_banner
```



```
char data = *(char*) 0xffffffff81a000e0;  
printf("%c\n", data);
```



- Compile and run

```
segfault at ffffffff81a000e0 ip 000000000400535  
sp 00007ffce4a80610 error 5 in reader
```



- Compile and run

```
segfault at ffffffff81a000e0 ip 000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course **not accessible**



- Compile and run

```
segfault at ffffffff81a000e0 ip 000000000400535  
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course **not accessible**
- Any invalid access throws an exception → **segmentation fault**



- Just catch the segmentation fault!



- Just catch the segmentation fault!
- We can simply install a signal handler



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue





- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value
- Sounds like a good idea



- Still no kernel memory



- Still no kernel memory
- Privilege checks seem to work



- Still no kernel memory
- Privilege checks seem to work
- Maybe it is not that straight forward





- Still no kernel memory
- Privilege checks seem to work
- Maybe it is not that straight forward
- **Back to the drawing board**

# Caches and Cache Attacks

---



```
printf("%d", i);  
printf("%d", i);
```






```
printf("%d", i);  
printf("%d", i);
```

*Cache miss*





```
printf("%d", i);  
printf("%d", i);
```


Cache miss




Request










DRAM access,  
slow

```
printf("%d", i);
```

```
printf("%d", i);
```


Cache miss


Cache hit




Request

Response










Shared Memory


ATTACKER

flush  
access



VICTIM


access



Shared Memory

ATTACKER

flush  
access




VICTIM

access

Shared Memory

ATTACKER

flush  
access




VICTIM

access

Shared Memory

ATTACKER

flush  
access



VICTIM


access



Shared Memory

ATTACKER

flush  
access



VICTIM


access



Shared Memory

ATTACKER

flush  
access



VICTIM


access

Shared Memory

ATTACKER

flush

access



VICTIM

access


fast if victim accessed data,  
slow otherwise



# Operating Systems 101

---

- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface called **system calls**




## Out-of-order Execution


---

```
int width = 10, height = 5;


float diagonal = sqrt(width * width
                      + height * height);
int area = width * height;

printf("Area %d x %d = %d\n", width, height, area);
```





- Instructions are fetched and decoded in the **front-end**
- Instructions are dispatched to the **backend**
- Instructions are processed by individual execution units



- Instructions are executed **out-of-order**
- Instructions wait until their **dependencies are ready**
  - Later instructions might execute prior earlier instructions
- Instructions **retire in-order**
  - State becomes architecturally visible



- If an application reads memory, ...
  - ... permissions are checked
  - ... data is loaded
- If an application tries to read inaccessible memory, ...
  - ... an error occurs
  - ... application is stopped
- But what happens if the checks are reordered?
- Would we know?



- Adapted code

```
*(volatile char*) 0;  
array[84 * 4096] = 0;
```





- Adapted code

```
*(volatile char*) 0;  
array[84 * 4096] = 0;
```

- volatile because compiler was not happy

```
warning: statement with no effect [-Wunused-value]  
*(char*)0;
```



- Adapted code

```
*(volatile char*)0;  
array[84 * 4096] = 0;
```

- volatile because compiler was not happy

```
warning: statement with no effect [-Wunused-value]  
*(char*)0;
```

- Static code analyzer is still not happy

```
warning: Dereference of null pointer  
*(volatile char*)0;
```



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**





- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**
- We can indirectly observe the execution of transient instructions



- Maybe there is no permission check in transient instructions...



- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them



- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them
- Add another layer of indirection to test

```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```




- Maybe there is no permission check in transient instructions...
- ...or it is only done when committing them
- Add another layer of indirection to test

```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```

- Then check whether any part of `array` is cached



- Flush+Reload over all pages of the array



- Index of cache hit reveals data



- Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough



- Using out-of-order execution, we can read data at any address





**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow



- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory



**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory
- Entire physical memory is typically also accessible in kernel address space



**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory
- Entire physical memory is typically also accessible in kernel address space
- Works on Intel CPUs and ARM Cortex-A75

Demo

Can we fix that?

- Kernel addresses in user space are a problem

- Kernel addresses in user space are a problem
- Why don't we take the kernel addresses...









- ...and remove them if not needed?




- ...and remove them if not needed?
- User accessible check in hardware is not reliable



- Let's just unmap the kernel in user space




- Let's just unmap the kernel in user space
- Kernel addresses are then no longer present




- Let's just unmap the kernel in user space
- Kernel addresses are then no longer present
- Memory which is not mapped cannot be accessed at all

 Userspace




Applications



 Kernelspace




Operating System




Memory


# Kernel View



# User View




↔  
context switch




- We published **KAISER** in July 2017







- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)



- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Kernel patches available for arm64




- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Kernel patches available for arm64
- Microsoft and Apple implemented similar concepts, for x86 and ARM




- We published **KAISER** in July 2017
- Intel and others improved and merged it into Linux as **KPTI** (Kernel Page Table Isolation)
- Kernel patches available for arm64
- Microsoft and Apple implemented similar concepts, for x86 and ARM
- All share the same idea: switching address spaces on context switch


**But wait, what about privileged registers?**



- ARM found a closely related Meltdown variant




- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level




- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level
- ARM Cortex-A15, Cortex-A57 and Cortex-A72 are vulnerable






- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level
- ARM Cortex-A15, Cortex-A57 and Cortex-A72 are vulnerable
- Impact: breaking KASLR and pointer authentication


Demo




- Solution? Substitute registers with dummy values on context switch



- Solution? Substitute registers with dummy values on context switch
- Only necessary for virtual addresses and secrets



- Solution? Substitute registers with dummy values on context switch
  - Only necessary for virtual addresses and secrets
- only a few registers affected



- Solution? Substitute registers with dummy values on context switch
  - Only necessary for virtual addresses and secrets
- only a few registers affected
- Performance overhead should be minimal

**Where are Variant 1 and 2?**

---



- CPU tries to predict the future (branch predictor), ...
  - ...based on events learned in the past
- **Speculative execution** of instructions
- If the prediction was correct, ...
  - ...very fast
  - otherwise: Discard results
- Measurable side-effects?



```
if <access in bounds>
```




```
if <access in bounds>
```


true





```
if <access in bounds>
```





```
if <access in bounds>
```






















```
index = 0;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```

```
index = 0;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```

then



Prediction

else

```
LUT[data[index] * 4096]
```

```
0
```


```
index = 0;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```




```
LUT[data[index] * 4096]
```



Speculate

```
0
```

```
index = 0;  
  
char* data = "textKEY";
```



```
index = 1;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```


```
0
```




```
index = 1;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```




```
LUT[data[index] * 4096]
```



```
0
```


```
index = 1;  
  
char* data = "textKEY";
```



```
index = 1;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```


```
0
```

```
index = 2;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```

then



Prediction

else

```
LUT[data[index] * 4096]
```

```
0
```

```
index = 2;
```

```
char* data = "textKEY";
```


```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```



```
index = 2;  
  
char* data = "textKEY";
```



```
index = 2;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```

```
index = 3;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```



```
index = 3;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```

then




Prediction

else

```
LUT[data[index] * 4096]
```

```
0
```

```
index = 3;  
  
char* data = "textKEY";
```



```
index = 3;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```

then



else

```
LUT[data[index] * 4096]
```

```
0
```

```
index = 4;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```

```
index = 4;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```

then





else

```
LUT[data[index] * 4096]
```

```
0
```

```
index = 4;  
  
char* data = "textKEY";
```




```
index = 4;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```



```
index = 5;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```




```
LUT[data[index] * 4096]
```


```
0
```




```
index = 5;  
  
char* data = "textKEY";
```



```
if (index < 4)  
    LUT[data[index] * 4096]  
else  
    0
```




```
index = 5;  
  
char* data = "textKEY";
```




```
index = 5;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```



```
index = 6;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```



```
LUT[data[index] * 4096]
```

```
0
```


```
index = 6;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```




```
LUT[data[index] * 4096]
```



```
0
```

```
index = 6;
```

```
char* data = "textKEY";
```




```
index = 6;
```

```
char* data = "textKEY";
```

```
if (index < 4)
```




```
LUT[data[index] * 4096]
```




Demo




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```



```
Animal* a = bird;
```




```
Animal* a = fish;
```







```
Animal* a = fish;
```




```
Animal* a = fish;
```



```
Animal* a = fish;
```



```
Animal* a = fish;
```



Demo



- We can influence the CPU to **mispredict** the future



- We can influence the CPU to **mispredict** the future
- “Convince” other programs to reveal their secrets



- We can influence the CPU to **mispredict** the future
- “Convince” other programs to reveal their secrets
- Can even be triggered from the browser





- We can influence the CPU to **mispredict** the future
- “Convince” other programs to reveal their secrets
- Can even be triggered from the browser
- Untrusted code can convince trusted code to reveal secrets



**SPECTRE**

- Demonstrated on Intel, AMD and ARM CPUs



**SPECTRE**

- Demonstrated on Intel, AMD and ARM CPUs
- Affects processor with branch target speculation



**SPECTRE**

- Demonstrated on Intel, AMD and ARM CPUs
- Affects processor with branch target speculation
- Much harder to fix, KAISER does not help

Can we fix that?



- Trivial approach: disable speculative execution



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!






- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?



- Trivial approach: disable speculative execution
- No wrong speculation if there is no speculation
- Problem: massive performance hit!
- Also: How to disable it?
- Speculative execution is deeply integrated into CPU



Drilling template (@kreon\_nrw)



- Prevent access to high-resolution timer



- Prevent access to high-resolution timer
- Own timer using timing thread (last year)



- Prevent access to high-resolution timer
- Own timer using timing thread (last year)
- Flush instruction only privileged



- Prevent access to high-resolution timer
- Own timer using timing thread (last year)
- Flush instruction only privileged
- Cache eviction through memory accesses (last year)



- Prevent access to high-resolution timer
- Own timer using timing thread (last year)
- Flush instruction only privileged
- Cache eviction through memory accesses (last year)
- Just move secrets into secure world






- Prevent access to high-resolution timer
- Own timer using timing thread (last year)
- Flush instruction only privileged
- Cache eviction through memory accesses (last year)
- Just move secrets into secure world
- Spectre works on secure enclaves






- Workaround: insert instructions stopping speculation




- Workaround: insert instructions stopping speculation  
→ insert after every bounds check




- Workaround: insert instructions stopping speculation  
→ insert after every bounds check
- ARM: Conditional select or conditional move and new barrier CSDB




- Workaround: insert instructions stopping speculation  
→ insert after every bounds check
- ARM: Conditional select or conditional move and new barrier CSDB
- Alternative: DSB SYS + ISB → greater performance hit
- Retrofitted to existing ARMv7 and ARMv8






- Speculation barrier requires compiler supported






- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable



- Speculation barrier requires compiler supported
- Already implemented in GCC, LLVM, and MSVC
- Can be automated (MSVC) → not really reliable
- Explicit use by programmer: `__builtin_load_no_speculate`

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }

    return tmp;
}
```

```
// Unprotected

int array[N];

int get_value(unsigned int n) {
    int tmp;

    if (n < N) {
        tmp = array[n]
    } else {
        tmp = FAIL;
    }

    return tmp;
}
```

```
// Protected


int array[N];

int get_value(unsigned int n) {


    int *lower = array;
    int *ptr = array + n;
    int *upper = array + N;

    return
        __builtin_load_no_speculate
        (ptr, lower, upper, FAIL);
}
```






- Speculation barrier works if affected code constructs are known



- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability







- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable




- Speculation barrier works if affected code constructs are known
- Programmer has to fully understand vulnerability
- Automatic detection is not reliable
- Non-negligible performance overhead of barriers




- ARM provides hardened Linux kernel and ARM Trusted Firmware patches




- ARM provides hardened Linux kernel and ARM Trusted Firmware patches
- Clears branch-predictor state on context switch



- ARM provides hardened Linux kernel and ARM Trusted Firmware patches
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...



- ARM provides hardened Linux kernel and ARM Trusted Firmware patches
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)



- ARM provides hardened Linux kernel and ARM Trusted Firmware patches
- Clears branch-predictor state on context switch
- Either via instruction (`BPIALL`)...
- ...or workaround (disable/enable MMU)
- Google's Retpoline does not work on ARM



We have ignored software side-channels for many many years:





We have ignored software side-channels for many many years:

- attacks on crypto



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone → “not part of the threat model”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
  - attacks on ASLR → “ASLR is broken anyway”
  - attacks on SGX and TrustZone → “not part of the threat model”
- for years we solely optimized for performance



After learning about a side channel you realize:






After learning about a side channel you realize:

- the side channels were documented in the processor manual



After learning about a side channel you realize:

- the side channels were documented in the processor manual
- only now we understand the implications



Motor Vehicle Deaths in U.S. by Year



A unique chance to

- rethink processor design
- grow up, like other fields (car industry, construction industry)
- find good trade-offs between security and performance



- **Underestimated** microarchitectural attacks for a long time
- **Meltdown** and **Spectre** exploit performance optimizations
  - Allow to leak arbitrary memory
- Countermeasures come with a **performance impact**
- Find **trade-offs between security and performance**

# Meltdown & Spectre

Side-channels considered h**ARM**ful

Qualcomm Mobile Security Summit 2018

17 May, 2018 - San Diego, CA

Moritz Lipp (@mlqxyz)

Michael Schwarz (@misc0110)