

Speculative Dereferencing: Reviving Foreshadow

Martin Schwarzl (@marv0x90), Thomas Schuster, Daniel Gruss, Michael Schwarz

 1^{st} of March, 2021

Graz University of Technology



• Analysis of address-translation attack by Gruss et al. [Gru+16]



- Analysis of address-translation attack by Gruss et al. [Gru+16]
- The effect was attributed to the prefetch instruction



- Analysis of address-translation attack by Gruss et al. [Gru+16]
- The effect was attributed to the prefetch instruction
- Show that the actual root-cause is speculative execution in the kernel



- Analysis of address-translation attack by Gruss et al. [Gru+16]
- The effect was attributed to the prefetch instruction
- Show that the actual root-cause is speculative execution in the kernel
- This misattribution led to wrong conclusions in follow-up work



- Analysis of address-translation attack by Gruss et al. [Gru+16]
- The effect was attributed to the prefetch instruction
- Show that the actual root-cause is speculative execution in the kernel
- This misattribution led to wrong conclusions in follow-up work
- We present stronger attacks like reviving Foreshadow





CPU Cache



CPU Cache









CPU Cache

DRAM access, slow Request C_{ache} miss maccess(i); Response i maccess(i); Cache hit

Schwarzl et. al — Graz University of Technology and Helmholtz Center for Information Security

CPU Cache



Schwarzl et. al — Graz University of Technology and Helmholtz Center for Information Security









Flush+Reload



Flush+Reload













• Fetch kernel addresses into the cache



- Fetch kernel addresses into the cache
- Using this technique virtual addresses can be translated into physical addresses



- Fetch kernel addresses into the cache
- Using this technique virtual addresses can be translated into physical addresses
- The KAISER patch should mitigate the address-translation attack [Gru+17]



- Fetch kernel addresses into the cache
- Using this technique virtual addresses can be translated into physical addresses
- The KAISER patch should mitigate the address-translation attack [Gru+17]





$i \equiv DPM-Address;$

flush(i);

prefetch(DPM-Address);

sched_yield();













Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security



• We successfully reproduced the address-translation attack



- We successfully reproduced the address-translation attack
- We only enable the page-table isolation and disabled all other mitigations


- We successfully reproduced the address-translation attack
- We only enable the page-table isolation and disabled all other mitigations
- Still cache fetches occured...



- We successfully reproduced the address-translation attack
- We only enable the page-table isolation and disabled all other mitigations
- Still cache fetches occured...

The attack still works even with active Meltdown mitigations?



• Root-cause was attributed to the prefetch instruction [Gru+16]



- Root-cause was attributed to the prefetch instruction [Gru+16]
- We disassembled the PoC and observed that the DPM-Address is located in a register (*r*14)



- Root-cause was attributed to the prefetch instruction [Gru+16]
- We disassembled the PoC and observed that the DPM-Address is located in a register (*r*14)
- In addition the sched_yield syscall is performed in the attack



- Root-cause was attributed to the prefetch instruction [Gru+16]
- We disassembled the PoC and observed that the DPM-Address is located in a register (*r*14)
- In addition the sched_yield syscall is performed in the attack
- By enabling all mitigations against microarchitectural the leakage disappears



- Root-cause was attributed to the prefetch instruction [Gru+16]
- We disassembled the PoC and observed that the DPM-Address is located in a register (*r*14)
- In addition the sched_yield syscall is performed in the attack
- By enabling all mitigations against microarchitectural the leakage disappears



• We NOPed out the prefetch instructions



- We NOPed out the prefetch instructions
- $\bullet\,$ Cache fetches still occured $\rightarrow\,$ value in register is used



- We NOPed out the prefetch instructions
- $\bullet\,$ Cache fetches still occured $\rightarrow\,$ value in register is used
- Up to 60 cache fetches per second



- We NOPed out the prefetch instructions
- $\bullet\,$ Cache fetches still occured $\rightarrow\,$ value in register is used
- Up to 60 cache fetches per second
- If the sched_yield is removed, the leakage nearly disappears



- We NOPed out the prefetch instructions
- $\bullet\,$ Cache fetches still occured $\rightarrow\,$ value in register is used
- Up to 60 cache fetches per second
- If the sched_yield is removed, the leakage nearly disappears
- If full Spectre-V2 mitigations are applied, the leakage is completely gone



• CPU tries to predict the outcome of branches



- CPU tries to predict the outcome of branches
- Predicted part gets executed speculatively



- CPU tries to predict the outcome of branches
- Predicted part gets executed speculatively
- If the prediction was correct, ...



- CPU tries to predict the outcome of branches
- Predicted part gets executed speculatively
- If the prediction was correct, ...
 - ... very fast



- CPU tries to predict the outcome of branches
- Predicted part gets executed speculatively
- If the prediction was correct, ...
 - ... very fast
 - otherwise: Discard results

(*math_functions[2])(float)



(*math_functions[2])(float)



(*math_functions[2])(float)



(*math_functions[2])(float)



(*math_functions[2])(float)



Prediction

LUT[data[x] * 4096]

Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security

(*math_functions[2])(float)



(*math_functions[2])(float)



Prediction

LUT[data[x] * 4096]

Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security

LUT[data[x] * 4096]

(*math_functions[2])(float)



Prediction

Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security

(*math_functions[2])(float)



LUT[data[x] * 4096]

(*math_functions[2])(float)



Prediction

Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security

(*math_functions[2])(float)



(*math_functions[2])(float)



LUT[data[x] * 4096]

Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security





• We debugged the kernel and found a Spectre-BTB gadget in the kernel



- We debugged the kernel and found a Spectre-BTB gadget in the kernel
- put_prev_task_fair dereferences a user-controlled register



- We debugged the kernel and found a Spectre-BTB gadget in the kernel
- put_prev_task_fair dereferences a user-controlled register
- There are multiple gadgets, for instance, also one triggered by NVMe interrupts

Speculative execution in the kernel



Speculative execution in the kernel



Speculative execution in the kernel



Handler A

Handler B
Speculative execution in the kernel



Speculative execution in the kernel



New attacks after understanding the correct root cause





• Foreshadow or L1TF



- Foreshadow or L1TF
- Leak data from L1 data cache



- Foreshadow or L1TF
- Leak data from L1 data cache
- Affects virtual machines (VM), hypervisors (VMM), operating systems (OS) and system management mode (SMM)



- Foreshadow or L1TF
- Leak data from L1 data cache
- Affects virtual machines (VM), hypervisors (VMM), operating systems (OS) and system management mode (SMM)
- Read SGX-protected memory and leak machine's private attestation key





• Present bit defines whether a page is present in physical memory.



Page Table			
PTE 0			
PTE 1			
:			
PTE #PTI			
:			
PTE 511			







Schwarzl et. al - Graz University of Technology and Helmholtz Center for Information Security

16

















- Foreshadow:
 - By modifying the PTE to a host-physical virtual address





- Foreshadow:
 - By modifying the PTE to a host-physical virtual address
 - Suppressing the exception using TSX or exception handling







- By modifying the PTE to a host-physical virtual address
- Suppressing the exception using TSX or exception handling
- Leaking the content of the data via Flush+Reload







- By modifying the PTE to a host-physical virtual address
- Suppressing the exception using TSX or exception handling
- Leaking the content of the data via Flush+Reload
- Foreshadow is already mitigated by performing L1 flushing









- By modifying the PTE to a host-physical virtual address
- Suppressing the exception using TSX or exception handling
- Leaking the content of the data via Flush+Reload
- Foreshadow is already mitigated by performing L1 flushing
- Default setting for KVM is that L1 is conditionally flushed







- Foreshadow:
 - By modifying the PTE to a host-physical virtual address
 - Suppressing the exception using TSX or exception handling
 - Leaking the content of the data via Flush+Reload
- Foreshadow is already mitigated by performing L1 flushing
- Default setting for KVM is that L1 is conditionally flushed
- Speculative Dereferencing allows it to fetch data from L3 into the cache (L1)





- Foreshadow:
 - By modifying the PTE to a host-physical virtual address
 - Suppressing the exception using TSX or exception handling
 - Leaking the content of the data via Flush+Reload
- Foreshadow is already mitigated by performing L1 flushing
- Default setting for KVM is that L1 is conditionally flushed
- Speculative Dereferencing allows it to fetch data from L3 into the cache (L1)
- Using the new insights Foreshadow is still possible on Linux KVM













Iltf-poc : zsh — Konsole	$\sim \sim \otimes \mathbb{N}$	\vee \land \otimes
File Edit View Bookmarks Settings Help	Machine View	
litf-poc // master •) cat //sys/devices/system/cpu/ tf	/vulnerabilities/l1	
Þ		

VM : make l1tf-poc : zsh l - : sudo taskset l





www.tugraz.at 📕

- With Dereference Trap we want to leak the content of registers from transient code paths
- We require a gadget which speculatively dereferences a register within an SGX enclave

- With Dereference Trap we want to leak the content of registers from transient code paths
- We require a gadget which speculatively dereferences a register within an SGX enclave
- The basic idea is to ensure that the entire virtual address space of the victim application is mapped

- With Dereference Trap we want to leak the content of registers from transient code paths
- We require a gadget which speculatively dereferences a register within an SGX enclave
- The basic idea is to ensure that the entire virtual address space of the victim application is mapped
- If a register containing a secret is speculatively dereferenced, the corresponding virtual address is cached

- With Dereference Trap we want to leak the content of registers from transient code paths
- We require a gadget which speculatively dereferences a register within an SGX enclave
- The basic idea is to ensure that the entire virtual address space of the victim application is mapped
- If a register containing a secret is speculatively dereferenced, the corresponding virtual address is cached
- The attacker detects whether a certain address was cached or not



• Leaking register values used in enclave(SGX)







- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)



- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)
- Due to address space limit we perform binary search by mapping the same 2 physical addresses to multiple locations



- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)
- Due to address space limit we perform binary search by mapping the same 2 physical addresses to multiple locations
- Split 32-bit value range into two equal sized mappings



- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)
- Due to address space limit we perform binary search by mapping the same 2 physical addresses to multiple locations
- Split 32-bit value range into two equal sized mappings
- One half maps physical page p1, the other page p2


- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)
- Due to address space limit we perform binary search by mapping the same 2 physical addresses to multiple locations
- Split 32-bit value range into two equal sized mappings
- One half maps physical page p1, the other page p2
- Verify which physical page was cached using Flush+Reload



- Leaking register values used in enclave(SGX)
- Speculative register dereferencing of memory values required (jump tables, function pointers)
- Due to address space limit we perform binary search by mapping the same 2 physical addresses to multiple locations
- Split 32-bit value range into two equal sized mappings
- One half maps physical page p1, the other page p2
- Verify which physical page was cached using Flush+Reload
- Repeat



$\mathsf{Flush}{+}\mathsf{Reload}$



Dereference

Register Value (between v_0 and v_{n-1})

www.tugraz.at

$\mathsf{Flush}{+}\mathsf{Reload}$





www.tugraz.at

Flush+Reload



www.tugraz.at







• Can also be triggered in browsers



- Can also be triggered in browsers
- Up to 20 cache fetches per second, if syscall would is directly triggered



- Can also be triggered in browsers
- Up to 20 cache fetches per second, if syscall would is directly triggered
- On an unmodified browser 2 cache fetches per hour



- Can also be triggered in browsers
- Up to 20 cache fetches per second, if syscall would is directly triggered
- On an unmodified browser 2 cache fetches per hour
- Using NVMe interrupts up to 1 cache fetch per minute



• KAISER [Gru+17] does not prevent the address-translation attack



- KAISER [Gru+17] does not prevent the address-translation attack
- EIBRS is also vulnerable (30 B/s on Ice Lake)



- KAISER [Gru+17] does not prevent the address-translation attack
- EIBRS is also vulnerable (30 B/s on Ice Lake)
- $\bullet \ \rightarrow \mathsf{Full} \ \mathsf{Spectre-BTB} \ \mathsf{mitigations} \ \mathsf{required}$



• Root cause of prefetch effect was wrong



- Root cause of prefetch effect was wrong
- Real effect is speculative execution in the kernel



- Root cause of prefetch effect was wrong
- Real effect is speculative execution in the kernel
- Demonstrated that L1TF mitigations alone are not sufficient



- Root cause of prefetch effect was wrong
- Real effect is speculative execution in the kernel
- Demonstrated that L1TF mitigations alone are not sufficient
- Showed a technique to leak values from registers within SGX



- Root cause of prefetch effect was wrong
- Real effect is speculative execution in the kernel
- Demonstrated that L1TF mitigations alone are not sufficient
- Showed a technique to leak values from registers within SGX
- Demonstrated that prefetching can also be triggered in browsers



Speculative Dereferencing: Reviving Foreshadow

Martin Schwarzl (@marv0x90), Thomas Schuster, Michael Schwarz, Daniel Gruss

 1^{st} of March, 2021

Graz University of Technology

References



- D. Gruss, C. Maurice, A. Fogh, M. Lipp, and S. Mangard. Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR. In: CCS. 2016.
- D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, and S. Mangard. KASLR is Dead: Long Live KASLR. In: ESSoS. 2017.

We want to thank Moritz Lipp, Clementine Maurice, Anders Fogh, Xiao Yuan, Jo Van Bulck, and Frank Piessens of the original papers for reviewing and providing feedback to drafts of this work and for discussing the technical root cause with us. Furthermore, we want to thank Intel and ARM for valuable feedback on an early draft. This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation program (grant agreement No 681402). Additional funding was provided by generous gifts from Cloudflare, Intel and Red Hat. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.

M. Schwarzl (@marv0x90), T. Schuster, M. Schwarz, D. Gruss